

# RICH Upgrade PDMDB PRR - Summary of Kintex-7 FPGA Testing in Radiation Environments, Extrapolations and Conclusions

F. MACIUC<sup>1</sup>, L. COJOCARIU<sup>1</sup>, V. PLACINTA<sup>1</sup>

<sup>1</sup> *Horia Hulubei National Institute for R&D in Physics and Nuclear Engineering (IFIN-HH)*

## Abstract

The report summarizes the results from 3 tests in proton beam, 3 tests in ion beams, an X-ray testing and one mixed field testing. The latter involves a testing of a full PDMDB prototype and a realistic firmware. The cross-section for single event effects in CRAM, BRAM were measured together with logic failure rates and number of critical bits per firmware. When the FPGA is subject to about  $10^{12}$  proton/cm<sup>2</sup>, the CRAM error rates are constants for fixed temperature and correspond to a cross-section  $\sigma_{SEU} \approx 0.5 \times 10^{-14} \text{ cm}^2/\text{bit}$ . The I/O ring oscillators implemented for 6 of the I/O banks in dedicated firmware showed I/O communication beak-downs and the dedicated SEM IP core and triplicated logic were also tested. The extrapolated error rates give as probable the equivalent loss of 100 MaPMT-channels in RICH for one hour in Phase-I.



# 1 Introduction

Kintex-7 is an SRAM device from Xilinx. The device considered for LHCb RICH Upgrade is XC7K70T-1FBG676C where XC7K70T represents the dice and FBG676C the packing. Given the large number of unused I/O pins, most radiation hardness tests were done on the smaller package FBG484C, with slightly smaller number of I/O pins and size, yet the same device XC7K70T was used. This does not affect the error rate measurements presented here, as not all input and outputs of the device are tested in the test-board version of the FPGA, whereas for CHARM test with the full PDMDB prototype, we used the XC7K70T-1FBG676C version, but we have not tested the input channels/pins and I/O Banks. In the following the package is assumed to be Copper free and preferably in naked dice version. The upper layer for this flipped chip is either made of about 60 micrometers thinned wafer, or, of unthinned wafer plus a thermal raisin of negligible thickness. This is essential for ion penetration, but is also done to decrease a potential target material in front of integrated circuit active layers on the bottom of the dice.

## 1.1 Kintex-7 FPGA, Resources, Technology and Firmware

The Kintex-7 device [1, 2], XC7K70T-1FBG676C, has: 6 I/O Banks, 4.86 Mb Block RAM (BRAM) in 36 kb blocks, about 18.88 Mb of configuration Memory (CRAM), a maximum of 300 user I/O ( 8 GTX transceivers with maximum data rates of 6.6Gb/s in FBG676, 185 HR high range 1.2-3.3 V I/O, 100 HP high-performance 1.2-1.8 V ), 82000 flip-flops.

Kintex-7 and other chips in the same generation use TSMCs 28 nm CMOS technology platform with high performance and low power (HPL) process and high-k metal gate. Hafnium and Titan are the heaviest atoms used in the transistors.

The Kintex-7 Configuration memory is SRAM type, which makes it vulnerable to Single Event effects due to its technology and 28 nm scale. As declared by Xilinx, the Kintex-7 is not a radiation hardened device, not being classified Space-Grade or Military-Grade, hence we need to test the full range of scrubbing and error mitigation technique and be able to correct fast. Also the RICH team needs to be able to interpret online and off-line the possible remaining errors which are left uncorrected by scrubbing and mitigation procedures.

Besides the LHCb-RICH PDMDB firmware tested for storage and output, the firmware used are optimized for the measurement of one or two type of errors in the FPGA resources. See the other talks in PRR session for description of the PDMDB firmware. The tests used the following firmwares each with multiple versions depending on the facility and dose rate:

1. Triple Modular Redundancy (TMR) Flip-Flop (FF) chain logic model implemented with Flip-Flop hardware - or registers SRL 32b and SRL 16b. Various TMR logic scheme were implemented with a voter for 3 FF chains, voter after each cell of triplicated FF, or mixed;
2. I/O ring oscillators designed in I/O Banks over multiple I/O associated Blocks, e.g. basic I/O logic blocks. Each ring oscillator tests simultaneously the I/O logic of an I/O chains of blocks, the connectivity and the I/O;
3. BRAM read and write firmware, which allows to monitor online during the irradiation of the FPGA the changes in BRAM configuration and save results for data analysis.
4. LHCb-RICH PDMDB firmware using a static buffer and with an output of the stored

45 pattern through an optic cable at a rate of 40 MHz per pattern.

### 46 1.1.1 SEM IP Core Tool

47 LogiCORE IP controller [3] or Soft Error Mitigation (SEM) IP core allows Kintex-7 -  
48 and in general the 7th generation chips from Xilinx - to perform checks in configuration  
49 memory, to identify upsets with CRAM corruption, classify the memory corruption (single  
50 event upset classification), and a lot of times is able to correct the CRAM. The user logic  
51 can enable the SEM IP Core and use this tool to count the errors in CRAM, classify and  
52 correct. A testing firmware which uses the SEM IP core is able to provide to the user the  
53 error rates for each class. Assuming very high dose rate and High Energy Hadron (HEH)  
54 fluence, we have used the SEM IP Core in conjunction with a blind scrubbing procedure,  
55 which allows us to count and correct the CRAM errors online during irradiation and to  
56 reprogram the firmware into the device each time the SEM IP Core becomes idle or its  
57 logic is corrupted by radiation. We also have the information stored for off-line analysis.

## 58 1.2 Memory, JTAG, Essential Bits, Critical bits and User Logic

59 The sum of Kintex-7 memory includes CRAM, BRAM, distributed, FF, and a very small  
60 reserved registers and state bits. Except for the PDMDB test, the device is running run  
61 in JTAG mode, without any external flash configuration memory, which is close to the  
62 LHCb-RICH configuration.

63 The total CRAM memory of almost 20 Mb includes a much smaller number of essential  
64 bits, used by firmware to configure the user logic into device. The typical number of  
65 essential bits is 300 kb to 500 kb for our type of applications. From these essential bits  
66 only a fraction is critical to the user logic. In case these critical bits are corrupted, the  
67 transmitted information can be lost or scrambled. The logic failure depends on what the  
68 user defines as critical in the implemented logic, hence the number of critical bits can vary  
69 extremely from a few kilo-bits to the full number of the essential bits. The definition of  
70 essential bits is done by device producer, Xilinx, and depends on the logic and allocated  
71 resources.

72 **We hence forward define the logic failure depending on the correct trans-**  
73 **mission of a given pattern, and we impose a condition with close to 100 %**  
74 **success rate. The transient bit flip in pattern and the permanent corruption**  
75 **of the pattern (could also have an intermittent behavior) are considered sep-**  
76 **arately.** The BRAM read/write firmware is distinct in the sense the pattern is fixed on  
77 the BRAM, and the reading is considered 100 % reliable in the special runs which test  
78 this logic - this is allowed because the constraints imposed in the beam flux and fluence  
79 for these dedicated runs.

## 80 1.3 Single Event Effects and Cumulative Effects

81 During this report we measure single event effects (SEE) caused by radiation in Kintex-7  
82 resources. The single event effects can be software and hardware. Among the software  
83 effects are the Single Event Upsets (SEU) assumed permanent till next scrubbing or  
84 reprogramming of device and the single-event transient (SET). The latter is a change in  
85 a local voltage on device which could propagate in the transmission and flip a single or

86 multiple bits. Compared with the SEU in memory which represent a change in state the  
87 SET effect is limited in time to values under clock precision. Only the latch in the bit  
88 pattern over a cycle or in the CRAM makes this effect visible during our tests. In case the  
89 SET is latched in the device memory like CRAM, then the SET becomes a SEU. Most  
90 probable, the large majority of CRAM errors - or CRAM SEUs - observed during the  
91 runs described below are of this nature.

92 The cumulative effects can affect a FPGA and in general an integrated circuit at  
93 hardware level, e.g. by inducing leakage currents in transistors or creating alternative  
94 pathways through parasitic transistors. The two classes of cumulative effects are total  
95 ionization dose (TID) effects and displacement damage (DD) effects. The former is  
96 visible in our ionizing radiation tests like proton-beam and X-ray irradiation, whereas  
97 the displacement damage is investigated in proton-beam runs. The ion-beam runs are  
98 dedicated exclusively to SEE detection.

## 99 1.4 Proton, Ion, Mixed-Field and X-ray Facilities

100 The proton-beam runs were done at: Proton Irradiation Facility (PIF) in Paul Scherrer  
101 Institut; and at Institut für Kernphysik (IKP) within Juelich Forschungszentrum. We  
102 have used protons with 200 MeV delivered by COMET cyclotron at PSI and the 35 MeV  
103 proton beam from JULIC cyclotron, over several runs. Each run had typical fluence of  
104 up to  $10^{12}$  protons per  $\text{cm}^2$ . The cumulative TID was between 200 and 600 krad (6 Gy)  
105 per each tested device at PSI and between 200 krad and 1 Mrad (1 kGy) at Juelich for  
106 each FPGA. An average value of dose rate is 10 krad/s and  $10^8 \text{ cm}^{-2}$  per high TID and  
107 fluence runs. The low flux runs had  $10^6 \text{ cm}^{-2}$  for BRAM runs.

108 The Silicon and RADiation (SIRAD) [4] facility is using the Legnaro National Labo-  
109 ratory (LNL) 15 MV TANDEM accelerator to accelerate ions and protons. We have so  
110 far used Florine, Oxygen and Silicon ions with 3.7 to 13.4 MeV  $\text{cm}^2 / \text{mg}$  linear energy  
111 transfer (LET) or stopping power. In Louvain the Heavy Ion Irradiation Facility (HIF)  
112 uses the CYCLONE beam from CRC to accelerate ions from Carbon to Xenon. We have  
113 used Carbon, Neon, Argon, Nickel and Krypton ions with LET from 1.3 MeV  $\text{cm}^2 / \text{mg}$  to  
114 32 MeV  $\text{cm}^2 / \text{mg}$ .

115 The mixed field radiation facility at CERN, CHARM, uses PS proton on various type  
116 of targets to produced a mixed environment with mostly high energy neutrons ( $>20 \text{ MeV}$ ).  
117 We have used 4 PDMDB prototype boards, monitored online over 50 m cable, operating  
118 in realistic conditions. The TID is 34 krad (340 Gy) and  $1.06 \times 10^{12} \text{ cm}^{-2}$  for position 10  
119 in CHARM irradiation room, which correspond close to the LHC tunnel conditions.

120 The X-ray facility in Padova University - Seifert RP-149 Semiconductor Irradiation  
121 System - has Tungsten anode with continuous spectrum from 8 to 60 keV and L lines  
122 from 8 to 12 keV. The total TID on the tested boards was 200 krads and 300 krads.

## 123 1.5 LHCb RICH1 and RICH2 environments for Phase-I

124 The radiation in Phase-I was estimated by LHCb dedicated group based on Fluka simula-  
125 tions with LHCb geometry. The results in 1 include the LHCb results presented during  
126 one of LHCb Collaboration Week meeting.

127 The radiation environment has the TID dominated by a large gamma and lepton  
128 (electromagnetic) contribution plus slow neutron component. The HEH contribution to

Table 1: LHCb RICH1 and RICH2 environments, worst (best) case scenario for HEH, TID and 1-MeV neutron equivalent

	HEH ( $E > 20$ MeV) ( $\text{cm}^{-2}$ )	Dose (Gy)	1-MeV neq ( $\text{cm}^{-2}$ )
RICH 1	$1.2 \times 10^{12}$ ( $0.5 \times 10^{12}$ )	200 (31)	$3.1 \times 10^{12}$ ( $1.9 \times 10^{12}$ )
RICH 2	$0.5 \times 10^{12}$ ( $0.29 \times 10^{12}$ )	80 (23)	$1.6 \times 10^{12}$ ( $0.9 \times 10^{12}$ )

129 TID is smaller, yet it is this component which generates SEE in Kintex-7.

## 130 2 Test Bench of Kintex-7, Test Parameters, Monitor- 131 ing and Measurements

132 The test bench for the Kintex-7 FPGA includes a dedicate PCB made by our group, which  
133 allows programming of device through JTAG interface. The power is supplied to 1.8 , 1,  
134 1.5 (no current in 1.5 V I/O in initial configuration), 3.3 V power rails. Unlike PDMDB  
135 communication, the pattern communication for this test PCB is serial (close to UART).

### 136 2.1 DAQ system

137 A detailed description of the DAQ is given in [5] and Vlad’s talks and proceeding ( [6] at  
138 TWEPP conferences in 2016 and 2017. We summarize here few key aspects regarding the  
139 monitored parameters. We store the measured currents and voltages on 1.8, 1 and 3.3  
140 rails each 25 ms for latter analysis of SEL and SEU effects. The Single Event Latch-ups  
141 are measured as sudden jumps in currents and a small fraction of SEUs generate the same  
142 structure except that the reprogramming or the SEM IP Core scrubbing remove the Upset  
143 and bring down the voltage. The schematics of the test-bench is displayed in the Fig. 1  
144 together with the layout of the test board.

145 In PDMDB tests, the currents and voltages are read over DC-DC units, and a separate  
146 description is included at the of this chapter. The PDMDB communication and control is  
147 done over miniDAQ unit like in real conditions. Except the inputs which were not tested,  
148 the FPGA stored pattern is read over the FPGA to GBTx connection and into miniDAQ  
149 <sup>1</sup>.

### 150 2.2 GUI

151 The Graphic User Interface controls the reprogramming, stores the voltages and currents,  
152 allows the online monitoring, saves the changes in the transmitted pattern, and controls  
153 the scrubbing. It is implemented in LabVIEW, and incorporates graphic display of the  
154 stored voltages and currents, in case of CHARM tests were 4 PDMDB were used we  
155 designed a GUI with a display of 32 power-related parameters, an online SEM IP core  
156 report, GUI control of scrubbing, automatic power-on and power-off procedures (e.g. blind  
157 scrubbing with power cycle) for high dose rate tests, etc. The Kintex-7 test-board GUI is  
158 given in Fig. 2.

<sup>1</sup><https://twiki.cern.ch/twiki/bin/view/LHCb/RichTestBeamMiniDaq>




Figure 1: (a) DAQ system in configuration for test board; (b) test board with FPGA.




Figure 2: (a) Current and voltage online display for 1, 1.8, 1.5, 3.3 V rails; (b) GUI for pattern check (logic failures) and SEM IP core report - all parameters are saved for off-line analysis, at each 0.2 seconds;

159 After calibrating the dose-rate and flux to match the capabilities of the measurement  
 160 system and the failure rate of SEM IP core we count the SEU rate and do a first estimation  
 161 of cross-section per device given a certain fluency.

162 The SEM IP Core - in enhanced repair or simple repair mode - counts the number of




Figure 3: CHARM DAQ powers-on the 4 PDMDBDs and monitors the currents and voltages, controls and saves the output of SEM IP Core, the PDMDB to miniDAQ links are a independent and the GUI receives the information of logical errors from miniDAQ and counts them.




Figure 4: screen-shot during measurements, 4 PDMDB, 32 monitoring parameters, beam status, pattern agreement, SEM IP core interface over 2 PDMDB.

163 Upsets in configuration.

## 164 2.3 CHARM test DAQ

165 In CHARM tests the DAQ used the full PDMDB prototype with the DAQ and power  
 166 supply connected directly to the DC-DC units on the PDMDB (Fig. ??) and a fixed  
 167 pattern read over the optic link from the 4 PDMDBs in CHARM facility to the miniDAQ  
 168 in the control room. Any disagreement in the received pattern was communicated to the  
 169 first DAQ dedicated DAQ system and logged into LabVIEW GUI, Fig 4.

170 For the last week of data taking in CHARM, we had available also the number of bits  
 171 modified in the pattern, and on average over all observed Upsets in logic shows a value  
 172 closer to 3 bits modified per pattern sequence.






Figure 5: (a) PSI measurements in few of these runs with fit to  $\sigma_{SEU} = 6.8 \pm 0.8$  cm<sup>2</sup> (fluence dominated error); (b) JULIC data at Juelich with CRAM cross-section of  $\sigma_{SEU} = 15.0 \pm 1.8$  cm<sup>2</sup>

### 3 Test Results

#### 3.1 SEU and SEL Rates in Ion-beam Testing

Most ion results were already given in the EDR of PDMDB in 2016<sup>2</sup>. We shall just summarize some of the most critical point in the following paragraphs and outline the results obtained for a few runs taken in 2017. The tests were made in Louvain at CRC at Heavy Ion Facility and at LNL in SIRAD facility.

The HIF data showed that the SEU rate is significant above 1.3 MeV cm<sup>2</sup>/mg pointing to a threshold around 1 MeV cm<sup>2</sup>/mg. The plateau in obtained for a LET between 10 and 20 MeV cm<sup>2</sup>/mg. At around 15 MeV cm<sup>2</sup>/mg we have the threshold for the "micro"-latch-ups, SEL with discrete jumps in current on 1.8 V rail of 70 to 100 mA.

The BRAM SEU and Flip-Flop SEU in ion run are harder to measure due to CRAM corruption during data taking and can not be with 100 % confidence separated from CRAM SEU effects. We just conclude for ion runs that the BRAM and FF SEU have error rates of same order of magnitude with CRAM SEU. The I/O ring oscillators in the single Silicon ion test at LNL give 3 SEUs and 8 possible SETs for a fluence of  $5 \times 10^5$  Si ions cm<sup>-2</sup>. The SEU set is here most certainly due to CRAM corruption which modifies either the I/O block configuration or the ring oscillator routing. The observed transient effects are events without CRAM corruption, possibly in I/O block hardware.

#### 3.2 Proton-beam Testing and SEU Cross-Sections

For CRAM testing in proton beam runs, we have used the PSI COMET (PIF) and JULIC cyclotrons with 200 MeV and 35 MeV protons, respectively. The results show good agreement with the expected values extrapolated from measurements in literature with CRAM SEU cross-section close to  $10^{-7}$  cm<sup>2</sup>. and no Latch-up events for these sub-GeV energies.

<sup>2</sup><https://indico.cern.ch/event/515232/attachments/1287757/1937933/PDMDB-EDR-Radiation-Hardware.pdf>




Figure 6: (a) TID effect after 100 krad, and for a Dose rate of 160 krad, the current increases on the 1.8 V rail ; (b) TID effect in STI after 100 krad, and for Dose rate of 160 krad, the current increases on the core (1 V rail).

197 The BRAM cross-section was estimated from low fluence and flux runs at JULIC in  
 198 Juelich :  $6.9 \times 10^{-15} \text{ cm}^2/\text{bit}$ . It is very close to  $8 \times 10^{-15} \text{ cm}^2/\text{bit}$  for CRAM. This also  
 199 validates the preliminary results in ion runs for the BRAM. The Flip-Flop Upsets are  
 200 still impossible to distinguish from CRAM corruption, yet the assumption that the two  
 201 cross-section are close seem to hold.

202 Four ring oscillators were implemented close to 70% I/O blocks located in 5 banks out  
 203 of the 6 I/O banks of the device. The cross-section lower bound for SEU in these 5 ring  
 204 oscillators is:

$$\sigma_{I/O} > 3 \times 10^{-11} \text{ cm}^2,$$

205 which in turn gives more then 90 events over Phase I for one PDMDB with 3 FPGAs.  
 206 The scale factors regarding the I/O corrections and possible complications due to modified  
 207 HEH spectra above 1GeV will be discussed in the end of this report.

208 Various versions of TMR were tested but due to nature of SRAM configuration memory  
 209 and the SET latch in CRAM, we do not expect the TMR to be very efficient in prevention  
 210 of errors and we gain only an estimated factor of 2 at most for a simple TMR and  
 211 comparable for the rest of the TMR choices.

### 212 3.3 X-ray Testing and TID

213 As expected, a test on 2 devices showed no visible SEE in case of X-ray irradiation of  
 214 Kintex-7, however there is clear indication TID effect after 100 krad, see Fig 7. The dose  
 215 rate was 160-170 rads/s in runs of about 50 krad with 5-10 minutes in between.

216 The total TID for first board, was 160 krad and 150 krad for the second board. The  
 217 annealing is clear in figure 7.




Figure 7: (a) Logic failure cross-section in each of 2 weeks at CHARM averaged over 2 distinct PDMDBs in first week and 3 PDMDBs in last week ; (b) Total SEU cross-section in CHARM for one PDMDB;

### 218 3.4 CHARM Test of PDMDB Prototypes

219 The main test on Kintex-7 was done at CHARM in 2017. Our group and the UK groups  
 220 have irradiated 4 PDMDB prototypes in CHARM, with the results already communicated  
 221 to collaboration. We have measured here the CRAM SEU rate (through SEM IP core),  
 222 the changes in current and voltage over 3 DC-DC out of 5 - only one FPGA and one GBTx  
 223 were on the board, and this gives less power requirements. The main measurements were:  
 224 the number of logic errors for the static pattern read over the GBTx and the GBT-SCA  
 225 communication between miniDAQ and PDMDB.

226 During the CHARM test only the storage of a pattern and the read-out were tested,  
 227 without imposing any criterion on input channels. Hence here a factor should be considered.

228 The cross-section for logic failures in one FPGA has the average over each week  $\sigma_1 =$   
 229  $0,41 \times 10^{-10} \text{ cm}^2$  (40% error, dominated by fluency uncertainty) and  $\sigma_2 = 0,47 \times 10^{-10} \text{ cm}^2$   
 230 (40 % error, dominated by fluency uncertainty). The total SEU rate has the corresponding  
 231 cross-section  $10^{-7} \text{ cm}^2$  per FPGA and  $5.4 \times 10^{-15} \text{ cm}^2$  per bit for 18.8 Mb CRAM.

232 The number of critical bits in PDMDB firmware in Kintex-7 is the ratios of cross-  
 233 sections times the total CRAM, hence about 8 kb out of 18.8 Mb CRAM. We take into  
 234 account in the next section a multiplicative factor to account for untested write part of  
 235 the final firmware.

## 236 4 Extrapolation, Conclusions

### 237 4.1 Extrapolation of Tests Results in LHCb Environment for 238 Phase I

239 The numbers that were obtained during tests, especially those of CHARM tests, are  
 240 propagated to LHCb-RICH case.

241 In the extrapolation to Phase I of the test results, we use the 7000 hours duration  
 242 as approximation for the Phase I and for RICH 1 and RICH 2 we take the maximum

243 expected TID of 200 krads and 80 krads and corresponding fluences, respectively. The  
 244 number of PDMDB FPGAs operating in Phase I for RICH1 is taken as 720, where as for  
 245 RICH2 we consider 288 (FPGAs) for the Elementary Cells with 1 inch MaPMT and 192  
 246 FPGAs for the cells with 2 inch tubes. In total we have 1200 FPGAs, 720 (RICH1) and  
 247 480 RICH2.

248 Given an overall Phase-I fluence is  $1.2 \times 10^{12}$  HEH  $\text{cm}^{-2}$  in RICH1, and  $0.5 \times 10^{12}$   
 249  $\text{cm}^{-2}$  in RICH2, we use a cross-section of SEU of  $2 \times 10^{-7}$   $\text{cm}^2$ , with a safety factor of 2  
 250 to account for the difference in LHC tunnel radiation environment and the LHCb-RICH  
 251 environment in Phase I, RICH being closer to an interaction point.

$$\frac{\Delta N_{SEU}}{\Delta t} = (2.4 \times 10^5 \times 720 + 10^5 \times 480) / 7000h \approx 32000/h \quad \text{average over one hour}$$

252 Most SEU errors do not affect the firmware logic, but a very small fraction might  
 253 induce current changes in FPGA for I/O banks and core. This changes are much like  
 254 SELs, but unlike SEL they are removed by reprogramming or scrubbing.

255 CHARM and proton data did not include SELs, yet the PDMDBs need to be prepare  
 256 for the eventuality of hardware changes like micro-Latch-ups.

257 The I/O error number per FPGA was found to be 30 over Phase I. We need to include  
 258 again the multiplicative factors for uncertainty in SEU number and for the harder HEH  
 259 spectrum in LHCb. The

$$\frac{\Delta N_{I/O}}{\Delta t} = (30 \times 720 + 15 \times 480) / 7000h = 4 \quad \text{I/O SEU average over one hour;}$$

260 The upper number would be associated on the average to 3 channels.

261 When computing the number of logic failures we need to take into account besides  
 262 the fluence, the SEU cross-section and the fraction of critical bits in the FPGA firmware.  
 263 The should be at least a factor of 2 for the uncertainty in the number of critical bits  
 264 and an other multiplicative factor for the HEH-spectrum harness in RICH compared to  
 265 LHC-tunnel.

$$\frac{\Delta N_{Logic}}{\Delta t} = (4 \times 50 \times 720 + 4 \times 25 \times 480) / 7000h = 28 \quad \text{Logic failures over one hour;}$$

266 Again, upper number should be associated on the average to SEU failures over 3  
 267 channels. During a long run of 8 hours we could get a number of 800 channel failures (1%  
 268 of total), hence an error mitigation during run time should be implemented, and not left  
 269 for off-line.

270 The TID effect should not be visible in phase I, as the dose rate is 3 order of magnitude  
 271 lower than the test dose rate for which this effect was seen.

272 At level of MaPMT channels we could loose about 100 channels in one hour. Based  
 273 on the available information to date, we consider this value to be the most probable order  
 274 of magnitude for Phase I. The main uncertainty in this number represents the number  
 275 of critical bits in firmware and the extrapolation error from CHARM environment to  
 276 LHCb-RICH. One other source of uncertainty is the I/O block failure rate evolution in  
 277 time and the effects on other devices.

## 278 4.2 Conclusions

279 Though not optimal from point of view of radiation hardness, the Kintex-7 FPGA is so  
280 far adequate for its task within PDMDBD of RICH in Phase I. The error rate per hour  
281 does seem to be manageable, and we hope we have foreseen the most important sources  
282 of uncertainties and accounted for them.

283 The LHCb-RICH collaboration has a backup solution for Kintex-7 in case the SEU  
284 and SEL rate will prove to be unmanageable in Phase-I for Kintex-7.

## 285 References

- 286 [1] Xilinx, *7 Series FPGAs Overview*, Xilinx page, last update Feb. 2018.
- 287 [2] Xilinx, *7 Series FPGAs Memory Resources, User Guide*, Resources, last update Sep.  
288 2016.
- 289 [3] Xilinx, *Soft Error Mitigation Controller v4.1*, SEM IP Core, last update April 2018.
- 290 [4] J. Wyss *et al.*, *SIRAD: an irradiation facility at the LNL Tandem accelerator for*  
291 *radiation damage studies on semiconductor detectors and electronic devices and systems*,  
292 Nucl. Instrum. Meth. **A462** (2001) 426.
- 293 [5] C. Lucian *et al.*, *Monitoring system for testing the radiation hardness of a kintex-7 fpga*,  
294 *in 2014 IEEE Radiation Effects Data Workshop (REDW)* (9th International Physics  
295 Conference of the Balkan Physical Union (BPU-9) AIP Conference Proceedings 1722,  
296 ed.), p. 140009, 2016. doi: 10.1063/1.4944199.
- 297 [6] P. Vlad *et al.*, *Radiation hardness studies and evaluation of sram-based fpgas for high*  
298 *energy physics experiments*, *in Topical Workshop on Electronics for Particle Physics*  
299 *2017, Santa Cruz, California* (P. of Topical Workshop on Electronics for Particle  
300 Physics 2017 in Proceedings of Science (PoS), ed.), p. 85, 2017.